



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/091,776

03/05/2002

Katsuji Kimura

NEC NEG-244

8922

7590

02/11/2004

Norman P. Soloway
HAYES SOLOWAY P.C.
130 W. Cushing Street
Tucson, AZ 85701

EXAMINER

ENGLUND, TERRY LEE

ART UNIT

PAPER NUMBER

2816

DATE MAILED: 02/11/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/091,776

Applicant(s)

KIMURA, KATSUJI

Examiner

Terry L Englund

Art Unit

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 17 November 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 2-14, 17-25 and 27-31 is/are pending in the application.
- 4a) Of the above claim(s) 12-14 and 22-25 is/are withdrawn from consideration.
- 5) ☒ Claim(s) 2-11, 17-21 and 27 is/are allowed.
- 6) ☒ Claim(s) 28-31 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 23 May 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Response to RCE/Amendment

The RCE and the amendment submitted on Nov 17, 2003 were reviewed and considered with the following results:

The RCE was approved and entered, as well as the amendment.

The cancellation of claims 1, 15, 16, and 26 rendered their respective objections and/or rejections moot.

The amended claims overcame the objections of claims 1, 6, 17-21, and 27 as described in the previous Office Action. Although those objections have now been withdrawn, other objections, noted after all of the active claims were reviewed and reconsidered, are described later under the appropriate sections. These new objections either relate to amended sections of the claims, or to those that had been inadvertently overlooked by the examiner (e.g. either not described in a previous Office Action, or not previously found).

The amended claims also overcame the rejections of claims 18-21, and 27 under 35 U.S.C. 112. Therefore, those rejections have been withdrawn.

New prior art rejections are described later under the appropriate section with respect to newly added claims 28-31, wherein comments with respect to what can be considered an OTA are described under the Response to Argument's section.

Claim Objections

Claims 3, 4, 7-11, and 18-20 are objected to because of the following informalities: On lines 20-21 of both independent claims 3 and 4, "OTA1" and "OTA 2" should each be --OTA-- for consistent labeling (e.g. see lines 11-12 of each claim). Claim 7, line 10 "transistors" should

be singular to correspond to “the first or second” related phrase, and the term --and-- should be added after “other;” on line 14 to clearly indicate the following “operating input voltage range” section is the last limitation recited within the claim. Claim 8, line 3 should have --the-- added prior to “two” to relate the constant currents back to those recited in claim 7. It is suggested ordinal numbers be used consistently within the claims. For example, “5” and “2” on respective lines 18 and 20 of claim 18 be changed to --fifth-- and --second-- to more closely correspond to the other ordinal numbers recited within the claim. The use of “and a drain connected to a gate” on line 21 of claim 18 can be confusing. It is suggested that phrase be deleted from claim 18, and the phrase --and drain-- be added after the second occurrence of “a gate” on line 20. Also to minimize possible confusion, it is suggested the first occurrence of “pair” on line 25 of claim 18 be changed to indicate --pair, wherein the other MOS transistor of--. Claim 19, lines 5 and 23 should have “1” and “6” changed to --first-- and --sixth--, respectively for more consistent use of ordinal numbers. Since lines 23-24 of claim 19 cites “each MOS transistor having a drain and a gate connected together”, it is suggested “said other MOS transistor having a drain and a gate connected together,” (lines 26-27) and “said one MOS transistor having a drain and a gate connected together,” (lines 30-31) be deleted to minimize redundant type phrasing. Related to the above reasoning, and also similar to claim 18, it is suggested “and having a drain and a gate connected together” on line 37 of claim 19 be deleted, and the phrase --and gate-- be added after “drain” on claim 19’s line 36. Since several drains have been recited previously, it is suggested “said drain” on line 37 of claim 19 be further identified by adding --of the other MOS transistor of said (K2 + 1) differential pair-- after “said drain”. To help distinguish “a single constant current” on line 11 of claim 21 from the other “a single constant current” recited on line 5, it is

suggested line 11 be amended to have --a second-- or --another-- preceding “single constant current”. [Note: The use of “single constant current” on both lines 5 and 11 distinguishes those currents from the “respective constant current” recited on line 3 by the use of the “single” term.] Appropriate corrections are required.

Claim Rejections - 35 USC § 112

Claim 31 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the applicant regards as the invention. The phrase “with each collector being fed with a respective constant current and a cathode-ground diode” on lines 2-3 of claim 31 is confusing. For example, does this imply that the single “an emitter-ground bipolar transistor” has more than one collector, and each of those collectors is also fed (or connected) to a cathode-grounded diode?

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 28-29 are rejected under 35 U.S.C. 102(b) as being anticipated by McNeill et al. (McNeill), a reference cited in the previous Office Action. Fig. 1 shows a CMOS reference voltage circuit for generating and outputting reference voltage VBG. The circuit comprises first/second diode-connected transistors Q1/Q2 respectively grounded and driven by two constant currents 10 μ A and 80 μ A with a constant current ratio (e.g. 1:8); and means 112,114,170,116,124 for amplifying (e.g. by 112) a differential voltage between output voltages

Art Unit: 2816

(on nodes N1,N2) of diode-connected transistors Q1,Q2, and summing (e.g. by 116) a resulting amplified voltage with output voltage (on node N2) of diode-connected transistor Q2. The means comprises what can be deemed first/second operational transconductance amplifiers with respect to circuitry found within amplifiers 112,116 (as explained later), and a current mirror circuit (e.g. M3,170) connected between the first/second OTAs. Although McNeill does not clearly disclose an OTA, one of ordinary skill in the art would understand that what could be considered an OTA does exist within each of amplifiers 112 and 116. For example, column 7, lines 34-35 clearly indicate Figs. 4A and 4B “may be used for VAMP1 112 and VAMP2 116.” Using Fig. 4A as an example, the OTA can be considered most of the components shown within the figure. The OTA is biased by a current provided by a transistor (not labeled), which in turn is biased by voltage VBIAS, and the other unlabeled transistor biased by voltage VBIAS is used as a resistive element to convert the current output by the OTA’s lower right transistor (also unlabeled) to a voltage output provided at OUT. Therefore, one of ordinary skill in the art would understand that the first OTA (of amplifier 112) receives the differential voltage from the diode-connected transistors, amplifies the difference, and provides a related current to current mirror 170, wherein the second OTA (of amplifier 116) has first input terminal + receiving the output voltage from diode-connected transistor Q2, and second input terminal – is connected to the output terminal (via 124) of the second OTA and is driven by a current (via 170) proportional to an output current of the first OTA, wherein an output terminal voltage VBG of the second OTA is the reference voltage. This anticipates claim 28. Since diode-connected transistors Q1 and Q2 are both bipolar transistors, claim 29 is also anticipated.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 30 and 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over McNeill et al. (McNeill). Fig. 1 of McNeill shows a reference voltage circuit comprising first/second diode-connected PNP bipolar transistors Q1/Q2 each having a base connected to a collector, and each being fed with a respective constant current (i.e. $10\mu\text{A}/80\mu\text{A}$); first/second operational transconductance amplifiers within amplifiers 112/116 (as previously described), each having first/second input terminals (e.g. +/-), and adapted to effectively output from an output terminal a current proportional to a differential voltage applied to the first/second input terminals; and a current mirror circuit 170 having at least an input end 120 and an output end 122, with a ratio of the input current to output current being a predetermined value (e.g. 1:1). Although the reference shows the bipolar transistors Q1/Q2 as PNP transistors, McNeill does disclose that the invention is not limited to their use (e.g. see column 3, lines 51-53). Therefore, it would have been obvious to one of ordinary skill in the art to replace each of diode-connected PNP transistors Q1/Q2 with a corresponding diode-connected NPN transistor. With these diode-connected transistors, one of ordinary skill in the art would know they would comprise emitter-grounded bipolar transistors (to ensure they would be forward biased), wherein the base/collector of Q1 would be coupled to N1 via 110 to receive constant current $10\mu\text{A}$, and the base/collector of Q2 would be connected to N2 to receive constant current $80\mu\text{A}$. With such a configuration,

the collectors of first/second NPN bipolar transistors Q1/Q2 would be connected to respective first/second input terminals of the first OTA within amplifier 112 as previously described, with the output terminal of the first OTA connected to input end 120 via M3. Output terminal N4 of second OTA within amplifier 116, and the collector of diode-connected NPN bipolar transistor Q2, are respectively connected to first (-) and second (+) input terminals of the second OTA. Since the first input terminal (-) and output terminal N4 of second OTA (116) are connected to output end 122 of current mirror circuit 170, and output terminal N4 outputs reference voltage VBG, claim 30 is rendered obvious. The replacement of diode-connected PNP transistors Q1/Q2 with diode-connected NPN transistors replaces one type of diode with another type of diode, wherein each type provides a diode junction and a related diode voltage drop. Since each diode-connected NPN transistor is both an emitter-grounded bipolar transistor, and a cathode-grounded diode (to ensure a forward diode voltage drop), the limitations recited within claim 31 are also rendered obvious. [Note: Details are not provided here since the limitations basically take the first/second emitter-grounded bipolar transistors of claim 30, and re-identifies them as an emitter-grounded bipolar transistor and cathode-grounded diode, respectively.]

Allowable Subject Matter

Other than some of these claims containing the (minor) objections described above, claims 2-11, 17-21, and 27 are allowable. There is presently no strong motivation to modify or combine any prior art reference(s) to ensure the reference voltage circuit comprises: 1) the first/second OTAs with equal transconductances, and the current mirror circuit has a current ratio of 1:K2 with $K2 > 1$ as recited within independent claim 2; 2) the first/second OTAs have transconductances set so $gm1 = K2 \times gm2$ with $K2 > 1$, and the current mirror circuit's current ratio

is 1:1 as recited within independent claim 3; 3) the first/second OTAs have transconductances set at $g_{m1} = K_3 g_{m2}$ with $K_3 > 1$, and a current ratio of the current mirror circuit set to 1: K_2 with $K_2 > 1$ as recited within independent claim 4; 4) the means for amplifying/summing comprises $(K_2 + 1)$ differential pairs as recited within independent claims 5-6; 5) one of the transistors within the second differential pair is diode-connected and driven by a current proportional to an output current of one transistor of the first differential pair as recited within independent claim 7; (upon which claims 8-11 depend); 6) the reference voltage output is given by $V_{BE2} + \{K_2 \times \Delta V_{BE} \times g_{m1}\} / g_{m2}$ as recited within independent claim 17; 7) the current mirror circuit has a plural number of output ends, and the reference voltage circuit also comprises third to $(K_2 + 1)$ differential pairs as recited within independent claim 18 (upon which claim 20 depends); 8) first/second current mirror circuits, as well as first to $(K_2 + 1)$ differential pairs of MOS transistors, wherein $K_2 \geq 3$, as recited within independent claim 19 (upon which claim 27 depends); and 9) the second differential pair of MOS transistors has one transistor with its gate and drain connected together with the output end of the current mirror circuit as recited within independent claim 21.

Claims 12-14, and 22-25 had been previously withdrawn for consideration.

Claims 1, 15, 16, and 26 have been cancelled.

Response to Arguments

The applicant's arguments with respect to operational transconductance amplifiers (OTAs) have been considered, but are moot in view of the new ground(s) of rejection. Also, the arguments were not persuasive. On pages 24 and 25 of the amendment, the applicant cites "nowhere does McNeill et al. teach OTAs"; "OTAs are biased by an input current"; and "OTAs

Art Unit: 2816

receive a voltage input and output a current.” Apparently, the applicant is concerned with specific labels, such as OTA. In that case only does the examiner agree that the reference of McNeill does not cite an OTA, or operational transconductance amplifier, by a label. However, the applicant’s comments with respect to an OTA being biased by an input current, and receiving a voltage input and providing an output current will now be explained with respect to how the examiner interprets the operation of McNeill’s amplifiers. Each of Fig. 1’s amplifiers 112 and 116 can be the amplifier shown in Fig. 4A (e.g. see column 7, lines 34-36). One way to consider each of these amplifiers is by considering it to have an OTA, a biasing current source, and a resistive element for converting a current to a voltage. For example, the OTA can be considered as comprising all of the elements shown except for the two transistors biased by voltage VBIAS. Therefore, the OTA comprises a pair of MOS input transistors (shown receiving the differential input signals VIP/VIN) having common sources receiving a bias current from the current source formed by the upper left transistor receiving VBIAS. The pair of MOS input transistors amplifies, and using a current mirror, provides an output current via the lower right transistor. That output current is converted into a voltage by the upper right transistor biased by VBIAS. Therefore, each amplifier 112/116 of McNeill can be considered as comprising one type of operational transconductance amplifier biased by a current, wherein the OTA converts a differential input voltage into an output current.

The applicant’s reasoning with respect to what are considered OTAs created a new concern for the examiner. For example, if an OTA only provides an output current as the statements imply on the amendment’s page 25, then how can the applicant’s own OTA2 (e.g. see Fig. 1) provide voltage VREF? Shouldn’t it be a current? Therefore, it appears the OTA (or

Art Unit: 2816

operational transconductance amplifier) label is the most distinguishing feature that the applicant apparently believes prevents McNeill's circuit from reading on some of the rejected claims.

However, as described above, the prior art rejections are deemed proper with respect to how the amplifier circuits of McNeill can be interpreted.

Any inquiry concerning this communication from the examiner should be directed to Terry L. Englund whose telephone number is (703) 308-4817 until Feb 5th, and then (571) 272-1743 afterwards. The examiner can normally be reached Monday-Friday from 7 AM to 3 PM.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reached on (703) 308-4876 until Feb 5th, and then (571) 272-1740.

The new central official fax number is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956.


Terry L. Englund

29 January 2004


TIMOTHY P. CALLAHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800